

Exploiting the Power of the Intel® Compiler Suite



Dr. Mario Deilmann Intel[®] Compiler and Languages Lab Software Solutions Group

Agenda

- Compiler Overview
 Intel® C++ Compiler
- High level optimization
 IPO, PGO
- Vectorization
 Loops and Co.





Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Cor

terbrands and names are the property of their respective owners

Why does Intel make Compilers ?

- Performance, performance and performance
 - It all started in the early 90s by the need to provide best SPEC numbers for Intel processors-based systems
- Early Availability
 - HW support & testing, enabling, eco-system initializing
 - -Utilize SIMD registers through vectorization Influence on SW industry
 - -Promote features like SSE, OpenMP

Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners

Compilers Provided in the Intel Compiler Package

The Intel® IA32 Compiler

Generating binaries for IA32 systems

The Intel® Intel 64 Compiler

Generating binaries for Intel 64-based or compatible systems

The Intel® Itanium® Compilers

Generating binaries for Itanium-based systems



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corp

brands and names are the property of their respective own

Supported Platforms

Product	Architecture	OS/platform	
Intel® C++	IA32/	Windows*	
Compiler	EM64T	Linux*	
		Mac OS* (starting with 9.1)	
	IA-64	Windows*	
		Linux*	
	Xscale™	Microsoft eMbedded Visual C++*	
		Platform Builder for Win CE .NET*	
Intel® Fortran	IA32/	Windows*	
Compiler	EM64T	Linux*	
		Mac OS* (starting with 9.1)	
	IA-64	Windows*	
		Linux*	

(intel) Software Products

Two Product Lines for Two Kinds of Developers

Maximize parallel performance C++ and Fortran on Windows*, Linux* and Mac OS* X Sample: Intel® C++ Compiler Professional Edition

Traditional Tools, available since years



Maximize parallel productivity C++ using Visual Studio on Windows Sample: Intel® Parallel Composer

New, part of Intel® Parallel Studio

Software Products

Compiler Professional Edition

> Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corpor

r brands and names are the property of their respective owners

C++ and Fortran Compilers

- Professional Edition for Windows*, Linux* or MacOS : Bundles Intel® Compiler with Libraries
 - Intel® C++ Compiler or Intel® Fortran Compiler
 - Intel® Math Kernel Library (C++ & Fortran)
 - Intel® Integrated Performance Primitives Library (C++)
 - Intel® Threading Building Blocks (C++)
- Intel® Parallel Composer as part of Intel® Parallel Studio for Windows* only:
 - Intel® C++ Compiler
 - Intel® Integrated Performance Primitives Library (C++)
 - Intel® Threading Building Blocks (C++)

Software Products

Some Generic Features

- Compatibility to standards (ANSI C, ISO C++, ANSI C99, Fortran95, Fortran2003)
- Compatibility to leading open-source tools (ICC vs. GCC, IDB vs GBD, ICL vs CL, ...)
 - Windows* compiler fully integrates into MS VS 05/08
- Supports all instruction set extensions via vectorization
 - Automatic and manual code dispatching
- OpenMP* support and Automatic Parallelization
- Sophisticated optimizations
 - Profile-guided optimization
 - Multi-file inter-procedural optimization
- Detailed compilation report generation

Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective 8

Intel® Compilers 11.x

- Features:
 - Multi-core processor support through Auto-parallelization
 - OpenMP* 3.0
 - Advanced optimization technology: (automatic) vectorization, interprocedural Optimization, profile-guided Optimization
 - Full compatibility with Windows*, Linux* and Mac OS* X development environments
- What's New:

'i**ntel**

Software

- New High-performance, parallel optimizer (HPO)
- Parallel execution of inter-procedural Optimization
- Optimization Reports for Advanced Loop Transformations
- Static Verifier security, buffer overflow, OpenMP verification
- SSE4.2 Intel® Core™ i7 processor (Nehalem) new processor support
- ANSI/ISO C++ standard support, support parts of C++0x
- Substantial Fortran 2003 support

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names





Compatibility with Microsoft

Source and binary compatible

- Full compatibility with .Net* Build Environment
- Binary compatibility
- Name Mangling and Calling Convention
- Debug Format Compatibility
- Mix and match object files or DLLs Limitations
- No support of *.pch* file; instead use *.pchi* file
- No support for attributed programming, managed C++



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corpora

Compatibility with Linux (MacOSX)

Source and binary compatible

- Mixing and matching binary files created by g++, including third-party libraries
- Generating C++ code compatible with gcc/g++ 3.2 or higher (up to 4.4)
- Improved support for command-line options offered in the GNU compilers
- Support of most GNU C and C++ language extensions

Limitations

intel

Software

 Intel Fortran Compiler for Linux is not binary compatible with GNU g77 or GNU gfortran compiler

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and name

Compatibility with Linux (cont)

gcc/g++ language extensions

• We support most of the GNU gcc language extensions (47 out of 56)

Limitations

• No support for:

- Nested functions
- Constructing function calls
- Looser Rules for Escaped Newlines
- Prototype and Old-Style Function Definitions
- Using Vector Instructions Through Built-in Functions
- Built-in Functions Specific to Particular Target Machines
- Java* Exceptions
- Deprecated Features
- Backward Compatibility

We can successfully compile the Linux kernel 2.4.21 and 2.6.9 with Intel C++ Compiler on IA-32, Intel® 64 and IA-64, with a small wrapper script and patches

Copyright ° 2008, Intel Corporation. All rights reserved.

(intel

Software

*Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the pro erty of their respective owners 12

A few General Switches

Functionality	Windows*	Linux* & Mac OS*
Disable optimization	/Od	-00
Optimize for speed (no code size increase), no SWP	/01	-01
Optimize for speed (default), includes SSE & SWP for IPF	/02	-02
High-level optimizer (e.g. loop unroll)	/03	-03
Aggressive optimizations (= -xHOST -O3 -ipo - static -prec-div-)	/fast	-fast
Create symbols for debugging	/Zi	-g
Generate assembly files	/Fa	-S
Optimization report generation	/Qopt-report	/opt-report
OpenMP 3.0 support	/Qopenmp	-openmp
Automatic parallelization for OpenMP threading	/Qparallel	-parallel

Software Products

High-Level Optimizer (HLO)

• Overview

- Loop level optimizations
 - loop unrolling, cache blocking, prefetching
- More aggressive dependency analysis
 - Determines whether or not it is safe to reorder or parallelize statements
- Scalar replacement
 - The goal of scalar replacement is to reduce memory references with register references.
- How to enable HLO
 - (Linux*) -02,-03, (Windows*) /02,/03
- But loops must meet certain criteria ...

Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. C

nd names are the property of their respective o

Multi-pass Optimization -Interprocedural Optimizations

- Interprocedural optimization works on the entire program across procedures and file boundaries
- Enabled optimizations:
 - Procedure inlining (reduc. function call overhead)
 - Procedure reordering
 - Interprocedural dead code elimination, constant propagation and procedure reordering
 - -Expected Winners
 - Many small utility functions
 - IPO can be quite expensive in terms of compilation time and disk space!

Software Products

Profile Guided Optimization !

- Up to know we have only done a static analysis of the program code , PGO is a dynamic analysis. The execution-time characteristics are recorded, and this information is fed into the other optimization phases.
- Static analysis leaves many questions open like:
 - How often is x > y
 - What is the size of count
 - Which code is touched how often



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation

'i**ntel**

Software

the property of their respective ow

16

Multi-pass Optimization - Profile Guided Optimizations (PGO)

- Uses run-time profiling to guide optimization
- Benefits code on IA-32, Intel 64 and Itanium[™] architectures
 - More accurate branch prediction
 - Basic block movement to improve instruction cache behavior
 - Better decision of functions to inline (help IPO)
 - Can optimize function ordering
 - Switch-statement optimization
 - Better vectorization decisions

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel


'i**ntel**

Software

Agenda

- Compiler Overview
 Intel® C++ Compiler
- High level optimization
 IPO, PGO
- Vectorization

 Loops and Co.





Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel (

poration. Other brands and names are the property of their respective owners

Vectorization

- For vectorization we add eight 128-bit registers known as xmmo-xmm7. For the 64-bit extensions additional eight registers xm8xmm15 are added
- Operations on this registers are an addition to the X86 instruction set
- The Intel® Compiler can automatically generate these instructions called SSEx (Streaming SIMD Extensions)

'i**nte**l

Copyright ° 2008, Intel Corporation. All rights reserve *Intel and the Intel logo are re

Evolution of SSE

1999	2000	2004	2006	2007	2008
Intel SSE	Intel SSE2	Intel SSE3	Intel SSSE3	Intel SSSE4.1	Intel SSSE4.2
70 instr Single- Precision Vectors Streaming operations	144 instr Double- precision Vectors 8/16/32 64/128-bit vector integer	13 instr Complex Data	32 instr Decode	47 instr Video Graphics building blocks Advanced vector instr	8 instr String/XML processing POP-Count CRC

Will be continued by
Intel® AES (Cryptographie, Westmere Architecture 2009)
Intel® AVX (256 bit SSE, Sandy Bridge Architecture, 2010)

Copyright ° 2008, Intel Corporation. All rights reserved. Software *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners

Compiler Based Vectorization

/Qx<code1>[,<code2>,...] -x<code1> ...

 generate specialized code to run exclusively on processors indicated by <code>


- **SSE2** Intel® Pentium 4 and compatible Intel processors
- SSE3 Intel® Core[™] processor family with Streaming SIMD Extensions 3
- **SSSE3** Intel[®] Core[™]2 processor family with SSSE3
- **SSE4.1** Intel® processors supporting SSE4 Vectorizing Compiler and Media Accelerator instructions
- SSE4.2 Can generate Intel® SSE4 Efficient Accelerated String and Text Processing instructions supported by Intel® Core[™] i7 processors

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Cor

'i**ntel**

Software

id names are the property of their respective owners




oration. Other b *Intel and the Intel logo are registered trade erty of their respective owners

Software Products

Using SSE3 – How to convert ?

for (i=0;i<=MAX;i++)
c[i]=a[i]+b[i];</pre>


e.g. 3 x 32-bit unused integers



...into This...

• Processor switch is vectorizing loops for fp and scalar ops.

• Usage: Linux* -xSSE3 Windows* -QxSSE3



Copyright ° 2008, Intel Corporation. All rights reserved. Software *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners

24

Vectorization

Problems and what you do ...



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Cor

mes are the property of their respective owners

Why Loops Don't Vectorize

• Independence

- Loop Iterations generally must be independent

• *Some* relevant qualifiers:

- Some dependent loops can be vectorized.
- Most function calls cannot be vectorized.
- Some conditional branches prevent vectorization.
- Loops must be countable.
- Outer loop of nest cannot be vectorized.
- Mixed data types cannot be vectorized.

Copyright ° 2008, Intel Corporation. All rights reserving the second sec

intel

o are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owr

Why Loops Don't Vectorize

- "Existence of vector dependence"
- "Vectorization possible but seems inefficient"
- "Operator unsuited for vectorization"
- "Nonunit stride used"
- "Mixed Data Types"
- "Subscript too complex"
- "Condition too Complex"
- "Condition may protect exception"
- "Low trip count"
- "Unsupported Loop Structure"
- "Not Inner Loop"
- "Contains unvectorizable statement at line XX"

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of inte

i**ntel**

Software

Agenda

- Compiler Overview
 Intel® C++ Compiler
- High level optimization
 IPO, PGO
- Vectorization
 Loops and Co.

Compiler Reports Effective use



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Cor

nd names are the property of their respective owners

Optimization Report Methodology

- During "Analyzing the Data" phase of an Optimization Methodology
 - Generate the Report(s)
 - Filter The Data in the reports
 - "Hot Spot"
 - Relevant Optimization Report
 - Analyze the decisions made by the compiler
- Add assertions using Application knowledge to help the compiler
 - Modify Compiler Switch Settings (assertion flags)
 - Modify Source (pragma's or modify source)
 - File Optimization Feature Request to Intel Compiler Team

Software Products

Filter The Data in the Reports

- Choose only specific phases relevant to what you are looking for
 -opt-report-phase [phase]
 - Enables the report for only the selected phases hlo, ipo_inl, ecg_swp
- Which loops vectorized/parallelized ?
 - -par-report[0..3]
- Views the data for a particular function

-opt-report-routine functionname

Software Products

Why Didn't My Loop Vectorize?

- Use Report switch.
- Syntax: -Qvec-reportn
- Sets diagnostic level dumped to stdout
- n=0: No diagnostic information
- n=1: (Default) Loops successfully vectorized
- n=2: Loops not vectorized and the reason why not
- n=3: Adds dependency Information

Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective

31

Example: Vectorization Report

> C:\home\src\classes\compiler\MatVector>icl /OxW /Ovec-report3 Driver.c Multiply.c /FeMatVector.exe

Driver.c

- Driver.c(64) : (col. 2) remark: loop was not vectorized: contains unvectorizable statement at line 65.
- Driver.c(74) : (col. 2) remark: LOOP WAS VECTORIZED.
- Driver.c(39) : (col. 2) remark: LOOP WAS VECTORIZED.
- Driver.c(28) : (col. 10) remark: loop was not vectorized: statement cannot be vectorized.
- Driver.c(30) : (col. 3) remark: LOOP WAS VECTORIZED.
- Driver.c(12) : (col. 2) remark: loop was not vectorized: not inner loop.
- Driver.c(14) : (col. 14) remark: loop was not vectorized: statement cannot be vectorized.
- Driver.c(18) : (col. 3) remark: loop was not vectorized: not inner loop.
- Driver.c(19) : (col. 4) remark: LOOP WAS VECTORIZED.

Multiply.c

- Multiply.c(7) : (col. 2) remark: loop was not vectorized: not inner loop.
- Multiply.c(9) : (col. 3) remark: loop was not vectorized: unsupported loop structure. -out:MatVector.exe

Driver.obi

Multiply.obi

(intel Software

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the pro erty of their respective owners

32

Agenda for today

10.00 – 11.30 Intel® Compiler 11.00 – 11.30 Intel® Threading Tools 11.30 – 12.00 Coffee Break 12.00 – 12.45 Intel® Vtune & Cluster Tools

Presenter: Mario Deilmann eMail: mario.deilmann@intel.com



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Inte

egistered trademarks of Intel Corporation. Other brands and names are the property of their respective and resp



Checking Correctness and Performance of Parallel Programs

Intel® Thread Checker Intel® Thread Profiler



Threading Development Cycle

Analysis -Intel® VTune[™] Performance Analyzer **Design (Introduce Threads)** -Intel® Performance libraries: IPP and MKL -OpenMP* (Intel® Compiler) -Intel® Threading Building Blocks **Debug for correctness** -Intel® Thread Checker -Intel® Debugger **Tune for performance** -Intel® Thread Profiler -Intel® VTune[™] Performance Analyzer

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Co

'i**ntel**

Software

he property of their respective owners

Example: Not Quite Right

```
#include <stdio.h>
const long N = 100000;
long Primes[N], PrimesCount = 0;
                                      Command Prompt
main()
                                     C:\Primes\Release>Primes.exe
 printf( "Determining primes from 1-%d
                                      Determining primes from 1-100000
 Primes[ PrimesCount++ ] = 2; // special
                                      Found (9592) primes
 #pragma omp parallel for
  for (long number = 3; number <= N; n C:\Primes\Release>Primes.exe
                                      Determining primes from 1-100000
                                      Found (9589) primes
    long factor = 3;
   while ( number % factor ) factor +=
                                      C:\Primes\Release>Primes.exe
    if (factor == number)
                                      Determining primes from 1-100000
                                      Found (9590) primes
     Primes[ PrimesCount ] = number;
                                      C:\Primes\Release>Primes.exe
     PrimesCount++;
                                      Determining primes from 1-100000
                                      Found (9588) primes
 printf( "Found %d primes\n", PrimesCo C:\Primes\Release>Primes.exe
                                      Determining primes from 1-100000
                                      Found (9591) primes
                                      C:\Primes\Release>_
```



Intel® Thread Checker

- Debugging tool for threaded software
- Finds threading bugs (data races, dead locks) in Windows*, POSIX*, OpenMP*, and Intel® Threading Building Blocks threaded software
- API for user-defined synchronization primitives
- Locates bugs quickly that can take days to find using traditional methods and tools

 Isolates problems, not the symptoms
 Bug does not have to occur to find it!

Software Products

Thread Checker: Analysis

Dynamic as software runs

Data (workload) -driven execution

Includes monitoring of:

Thread and Sync APIs used
Thread execution order
Scheduler impacts results
Memory accesses between threads

Code path must be executed to be analyzed

Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. C

re the property of their respective owners

Multithreading introduces new problems

- New class of problems are introduced due to the interaction between threads which are complicated, non-deterministic and therefore hard to find !
- Correctness problems (data races)
- Performance problems (contention)
- Runtime problems

Software Products

Race Conditions

- Execution order is assumed but cannot be guaranteed
 - Concurrent access of same variable by multiple threads
- Most common error in multithreaded programs
- May not be apparent at all times



Prominent problem: Race Condition 🍑

- Suppose Global Variables
 -A=1, B=2
- End Result different if:
 - -T1 runs before T2
 - -T2 runs before T1
- Execution order is not guaranteed unless synchronization methods are used.




Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corpo

intel

Software

property of their respective owners

Deadlock Example 🍑



Deadlock - Both threads are now waiting for each other eternally

To fix: Both functions must acquire and release locks in the same order

oration. Other b

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Cor

(intel

Software

he property of their respective owners

Intel® Thread Checker Summary

- Threading errors are easy to introduce
- Debugging these errors by traditional techniques is hard
- Intel® Thread Checker catches these errors
 - -Errors do not have to occur to be detected
 - -Greatly reduces debugging time
 - -Improves robustness of the application



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other.

Thread Checker: Before You Start

Instrumentation: background


- Adds calls to library to record information
 - Thread and Sync APIs
 - Memory accesses
- Increases execution time and size
- •Use *small* data sets (workloads)
 - Execution time and space is expanded
 - Multiple runs over different paths yield best results

Workload selection is important!



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporat

are the property of their respective owners



Graphical User Interface (Windows)

🛷 Intel® Thread Checker - [Intel® Thread Checker - Activity: 03:21 PM, 2006 Jun 01 (TC: primes.exe)]	
Eile Edit View Activity Configure Window Help	_ & ×
🔰 🗳 🔁 🍃 🈹 🐁 🗈 🛍 🔁 🔁 🗣 🌮 😓 🧏 🧏 🕅 ե 🔀 🛨 💌	🕨 = II 🗙 🕂 💊
Short Description /	Short Description
ID / Severity Description	3 1 4
⊟ Group 2: Write -> Read data-race (Diagnostics: 2; Filtered: 0)	
1 Memory read at "Primes.cpp":43 conflicts with a prior memory write at "Primes.cpp":44 (flow dependence)	2-
2 Memory read at "Primes.cpp":44 conflicts with a prior memory write at "Primes.cpp":44 (flow dependence)	
Group 3: Write -> Write data-race (Diagnostics: 2; Filtered: 0)	б ⁶ 3-
	Diagrostic groups
Memory read at "Primes.cpp":43 conflicts with a prior memory write at "Primes.cpp":44 (flow dependence)	ã
2nd Access Stack: unsigned long FindPrimes(void *) "Primes.cpp":43	
= = - ■ 【 ■ ■ ■ 存存	
Address Line 🚺 Source	
Ox105B 37 for (long number = start; number < end; number += stride)	
38 { 0x1074 39 long factor = 3;	0 1 2 3 4 5
0x1078 40 while ((number % factor) != 0) factor += 2;	
0×1091 41 if (factor == number)	Number of occurences
42 {	occurcitees
Ox1099 43 🔇 Primes[PrimeCount] = number;	Unclassified
Ox10A9 44 8 PrimeCount++;	Remark
45 } 0x10B6 46 }	Information Caution
0x1086 46 7 0x1088 47 return 0;	Warning
0x10BA 48)	Error
	Filtered
Context Definition 1st Access 2nd Access Stack Traces	

(intel) Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners Software Products

Example: Much Better Now ...

```
#include <stdio.h>
                                      Command Prompt
const long N = 100000;
long Primes[N], PrimesCount = 0;
                                      C:\Primes\Release>Primes
                                      Determining primes from 1-100000
main() {
                                      Found (9592) primes
 printf( "Determining primes from 1-%d
 Primes[ PrimesCount++ ] = 2; // specia C:\Primes\Release>Primes
                                      Determining primes from 1-100000
  #pragma omp parallel for
                                      Found (9592) primes
 for ( long number = 3; number <= N; nu
C:\Primes\Release>Primes
                                      Determining primes from 1-100000
   long factor = 3;
                                      Found (9592) primes
   while ( number % factor ) factor +=
                                      C:\Primes\Release>Primes
   if (factor == number)
                                      Determining primes from 1-100000
                                      Found (9592) primes
   #pragma omp critical
                                      C:\Primes\Release>Primes
                                      Determining primes from 1-100000
     Primes[ PrimesCount ] = number;
                                      Found (9592) primes
     PrimesCount++;
                                      C:\Primes\Release>_
```

(intel Software


...

Source Code Viewer

Memory write of distz at "potential_w32.	'81 conflicts with a prior memory write of distz at "potential_w32.c" 81 (output dependence)	
🕊 🚺 1st Access 💌 📃 🚍 🐇	目 2015年1月1日 ▲▼ 2424	
ocation of the first thread that	Source	
was executing at the time the 7		
7	tid = *(int *)plrg;	
itack: computePot	<pre>start = bounds[0][tid];</pre>	
potential w32 c'' 81	end = bounds[1][tid];	
potential_w32.exe		
nain 7	for(i=start; i <end; (<="")="" i++="" td=""><td></td></end;>	
'potential w32.c'':42	for(j=0; j <i-1; (<="")="" j++="" td=""><td></td></i-1;>	
potential_w32.exe 7	distx = pow((r[0][j] - r[0][i]), 2);	
8		
8	Q distz = pow((r[2][j] - r[2][i]), 2);	
8	dist = sqrt(distx + disty + distz);	
8	pot += 1.0 / dist;	
8		
8		
8	return 0;	
		•
🕊 🔄 2nd Access 💌 📃 🚍	目 諸 職 ■ ■ → → 本 ▼ 存存	
Location of the second thread	Source	7
conflict occurred 7		
itack: 7	tid = *(int *)pArg;	
computePot	start = bounds[0][tid];	
potential w32 c ^m 81	end = bounds[1][tid];	
potential_w32.exe		
nain 7	for (i=start; i <end;)="" i++="" td="" {<=""><td></td></end;>	
'potential_w32.c'':42	for(j=0; j <i-1;)="" j++="" td="" {<=""><td></td></i-1;>	
potential_w32.exe 7	<pre>distx = pow((r[0][j] - r[0][i]), 2); disty = pow((r[1][j] - r[1][i]), 2);</pre>	
8	disty = pow((r[1][j] - r[1][i]), 2); distz = pow((r[2][j] - r[2][i]), 2);	
8		
8	dist = sqrt(distx + disty + distz); pot += 1.0 / dist;	
8		
8	return 0;	
8		
Diagnostics Stack Traces Source View		

(intel) Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners Software Products

Performance Profile: Recap




Possible causes for this scalability profile:

- 1. Insufficient parallel work
- 2. Memory bandwidth limitations
- 3. Synchronization overhead
- 4. Load imbalance

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the propert

/ of their respective owners

Thread Profiler Phases



Copyright ° 2008, Intel Corporation. All rights reserved. Software *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners

Binary Instrumentation

- Lower run-time overhead as only select events are monitored
- Usually performance within 2X of original performance for applications with reasonable synchronization

• Events recorded

 Create Thread, Thread Entry, Wait for Synch. Object or Event, Acquire Synch. Object or Event, Release or Signal synch. Object or Event, Wait for external event, Receive external event, Thread Exit



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other

ands and names are the property of their respective own


System APIs Monitored

-Thread and Process Control APIs - Create, Terminate, Suspend, Resume, Exit -Synchronization APIs Mutexes, Critical Sections, Locks, Semaphores, Thread Pools, Timers, Messages Events -Blocking APIs - Sleeping, Timeouts - I/O: Files, Pipes, Ports, Messages, Network, **Sockets** – User I/O: Standard, GUI, Dialog Boxes

Software Products

rty of their respective owners


Profile Pane – Concurrency Level View



Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners


Profile Pane – Thread View



Software Products Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners

54

Timeline Pane



(intel) Software Products Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners

Source View

Signal	K Transition Source			■■■ 存存
ŝ		Address L	ine	Source
	Signal: Thread PiThreadFunc [2]		71	11
	Receive: Thread PiThreadFunc [4]		72	// Since globalDSum is being updated, the a
			73	// has to be protected.
	Sync Object: Critical Section 12 🔄 Stack:		74	11
	unsigned long PiThreadFunc(void *)	Ox10AB	75	EnterCriticalSection(&globalCS);
	"numericalintegration.cpp": 77	Ox10BF	76	globalDSum = globalDSum + f(dx);
	Path: c:\classfiles\multi-core\thread profile	Ox10DC	77	LeaveCriticalSection(&globalCS);
	Call to	Ox10F0	78	
	an uninstrumented		79	
	module on the stack.	0x10F2	80	return myThreadNum ; // thread exit code
			81	
		0x10F5	82	} // PiThreadFunc
		3	×	3 D
-	2000 A		and the second second	
2	K Transition Source			
04000	Transition Source	2-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		Source
0	The second s	Address L	ine	Source
	Transition I hreads	Address L	ine 69	Source
2.122211	Liansition Threads * Signal: Thread PiThreadFunc [2]	2-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	ine 69 70	Source
241222211	Liansition Threads * Signal: Thread PiThreadFunc [2]	Address L	ine 69 70 71	Source { dx = (i - 0.5) * globalDInterval; //
0.00011	Iransition Threads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack:	Address L	ine 69 70 71 72	Source { dx = (i - 0.5) * globalDInterval; // // Since globalDSum is being updated, the
	Iransition Threads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack: unsigned long PiThreadFunc[void *]	Address L	ine 69 70 71	Source { dx = (1 - 0.5) * globalDInterval; //
	Lransition Threads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack: unsigned long PiThreadFunc(void "] 'numericalintegration.cpp" 75	Address L	ine 69 70 71 72 73 74	Source { dx = (i - 0.5) * globalDInterval; // // Since globalDSum is being updated, the // has to be protected. //
	Liansition Threads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack: Unsigned long PiThreadFunc(void ") "numericalintegration.cpp" 75 Path: c \classifies\multi-core\thread profile	Address L Ox1099	ine 69 70 71 72 73	Source { dx = (i - 0.5) * globalDInterval; // // Since globalDSum is being updated, the
	Liansition Threads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack: Unsigned long PiThreadFunc(void ") "numericalintegration.cpp" 75 Path. c \classifies\multi-core\thread profile Call to	Address L Ox1099 Ox10AB	ine 69 70 71 72 73 74 74	Source { dx = (i - 0.5) * globalDInterval; // // Since globalDSum is being updated, the // has to be protected. // EnterCriticalSection(&globalCS);
	Liansition Threads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack: Unsigned long PiThreadFunc(void ") "numericalintegration.cpp" 75 Path: c \classifies\multi-core\thread profile	Address L Ox1099 Ox10AB Ox10AB	ine 69 70 71 72 73 74 75 76	Source { dx = (i - 0.5) * globalDInterval; // // Since globalDSum is being updated, the // has to be protected. // EnterCriticalSection(&globalCS); globalDSum = globalDSum + f(dx); }
1100011	Liansition Lhreads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack: Unsigned long PiThreadFunc(void ") "numericalintegration.cpp" 75 Path: o \classifies\multi-core\thread profile Call to an uninstrumented	Address L Ox1099 Ox10AB Ox10BF Ox10DF	ine 69 70 71 72 73 74 75 76 77	Source { dx = (i - 0.5) * globalDInterval; // // Since globalDSum is being updated, the // has to be protected. // EnterCriticalSection(&globalCS); globalDSum = globalDSum + f(dx); }
0100011	Liansition Lhreads Signal: Thread PiThreadFunc [2] Receive: Thread PiThreadFunc [4] Sync Object: Critical Section 12 Stack: Unsigned long PiThreadFunc(void ") "numericalintegration.cpp" 75 Path: o \classifies\multi-core\thread profile Call to an uninstrumented	Address L Ox1099 Ox10AB Ox10BF Ox10DF	ine 69 70 71 72 73 74 75 76 77 78	Source { dx = (i - 0.5) * globalDInterval; // // Since globalDSum is being updated, the // has to be protected. // EnterCriticalSection(&globalCS); globalDSum = globalDSum + f(dx); }

(intel) Software Products

Common Performance Issues


- Load balance
 - -Improper distribution of parallel work
- Synchronization
 - Excessive use of global data, contention for the same synchronization object
- Parallel Overhead
 - -Due to thread creation, scheduling..
- Granularity
 - -No sufficient parallel work

Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands a

Load Imbalance

Unequal work loads lead to idle threads and wasted time




(intel Software

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel erty of their respective owners 58

Synchronization

• By definition, synchronization serializes execution

• Lock contention means more idle time for threads



Software Products

Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Corporation. Other brands and names are the property of their respective owners

Synchronization Fixes

- Eliminate synchronization
 - -Expensive but necessary "evil"
 - -Use storage local to threads
 - Use local variable for partial results, update global after local computations
 - Allocate space on thread stack (alloca)
 - Use thread-local storage API (TIsAlloc)
 - -Use atomic updates whenever possible
 - Some global data updates can use atomic operations (Interlocked API family)

Copyright ° 2008, Intel Corporation. All rights reserv *Intel and the Intel logo are r

intel

Softwar

Synchronization Fixes

Use best synchronization object for job
 Critical Section

- Local object
- Available to threads within the same process
- Lower overhead (~8X faster than mutex)
- -Mutex
 - Kernel object
 - Accessible to threads within different processes
 - Deadlock safety (can only be released by owner)
- Other objects are available

Software *In


What's Been Covered

- Identifying performance issues can be time consuming without tools
- Tools are required to understand and to optimize parallel efficiency and hardware utilization
- Thread Profiler helps you understand your applications thread activity, system utilization, and scaling performance



Copyright ° 2008, Intel Corporation. All rights reserved. *Intel and the Intel logo are registered trademarks of Intel Co

ds and names are the property of their respective owne



www.intel.com/software/products